I. INTRODUCTION
G RID-CONNECTED voltage-sourced converters (VSC) are widely used in many industrial applications such as motor drives fed by active front-end (AFE) rectifiers, energy storage units, and integration of renewable energy sources [1] - [3] . A grid-connected VSC can be used as either a real/reactive power controller or a power port controller. In the first case, the DC link of the VSC is connected to an ideally regulated voltage source, and the VSC exchanges the required real and reactive power with the grid. In the second case, which is more common in industrial applications, the VSC is connected to a variable-voltage link (e.g., a photovoltaic cell, a fuel cell, or a DC load) that is regulated by controlling the real power exchanged between the VSC and the grid. This case can also control the reactive power injected to the grid [4] .
Several control algorithms are proposed in the literature to improve the transient and steady-state performance of a VSC. In voltage-oriented and virtual flux-oriented control methods, the real and reactive power are controlled by regulating the current in the synchronous reference frame [5] . The performance of these classic methods highly depends on the current control loop [3] . As an alternative, direct power control (DPC) of a VSC is proposed in [6] . In DPC, a voltage vector is selected based on a switching table to decrease the deviation of the instantaneous real and reactive power from their reference values. DPC has a simple structure and enjoys a fast dynamic response [2] , but it leads to high ripple in the control variables and requires accurate system parameters [7] . In addition, the selection of the voltage vector is not always optimal [3] . Although some modified structures improve the performance of DPC [8] , the improvement is limited because the complete model of the system is not used [9] .
As an alternative to these control methods, model predictive direct power control (MPDPC) of a VSC is proposed in [9] , [10] . Model predictive control (MPC) employs the system model to predict the trajectory of the state variables for each possible switching state. Then, the optimal voltage vector to minimize a predefined cost function is selected and applied [11] . MPC can handle system nonlinearities and constraints [12] , [13] and is previously used to control the output current [14] , voltage [15] , [16] , or power [2] , [3] of a VSC. To control a VSC, MPC usually uses a one-step prediction horizon to reduce the calculation burden [17] . MPC is usually implemented in the stationary reference frame to obviate the need to a PLL and time-varying calculations [2] . MPC can be divided into two categories: continuous control set (CCS) [7] , [9] , [10] and finite control set (FCS) [1] - [3] , [11] , [17] - [20] . Both categories are widely used in VSCs, but the latter does not need a modulator and simplifies inclusion of secondary optimization criteria, e.g., switching frequency reduction, into the cost function [1] , [17] .
A key issue in control of VSCs, especially in high power applications, is limiting the switching frequency and hence power losses. Compared to the conventional MPC, a low switching frequency-based MPC can have 1) lower ripple in the control variables with the same switching frequency, or equivalently 2) the same ripple in the control variables but with a lower switching frequency. Reference [21] proposes an MPC method with reduced power ripple but only for CCS-MPC mode. Low switching frequency-based FCS-MPC is also studied in the literature. The most common switching frequency reduction method adds a term to the cost function to represent the number of commutations required for the next switching state [11] , [17] , [22] . However, tuning of the associated weight factor is complicated and depends on the operating point of the VSC. The tuning is usually performed via trial and error. The complex relationship between the weight factors and the system performance 0885-8969 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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is discussed in [22] . In [2] , a two-step prediction method is proposed. However, it leads to an accumulated error caused by model mismatch and can adversely affect the steady-state performance of the system [23] . In [24] , a simplified two-step prediction algorithm is proposed. However, as simulated and discussed in Section IV, the switching frequency reduction provided by this method is small. References [1] and [25] propose switching frequency reduction algorithms for MPC-controlled electric motors. However, they are computationally expensive, and yet, do not eliminate all unnecessary commutations. References [26] and [27] propose switching frequency reduction for MPC-based current cotrol of modular multilevel converters (MMC). However, reference [26] only reduces the switching transitions associated with the internal sorting algorithm to balance capacitor charges, which does not exist in several types of VSCs. In addition, the weight factors of Reference [27] are set based on trial and error. In a power port, the control of the DC link poses an additional challenge. A power port can be an inverter [14] with positive, a rectifier [8] - [10] with negative, or a STATCOM [4] with zero power injection to the grid. In the previously proposed MPCbased power ports, the controller of the DC link voltage is a conventional PI controller, which sets the reference value of the real power [4] , [8] - [10] , [14] . However, when a load or power supply is switched on or off at the DC link or when the reference value of the DC link voltage changes, this controller does not have a fast transient response, which may lead to issues for sensitive loads.
To address these shortcomings, this paper proposes a low switching frequency-based MPDPC for two scenarios:
1) Grid-connected VSCs: This MPDPC has a fast transient response and reduces the switching frequency using a modified cost function for the steady-state operation. The weight factors of this cost function can be determined based on systematic guidelines using the system parameters without trial and error. The MPDPC is augmented to provide overcurrent protection. It also allows predefining the ripple in control variables in the control system. 2) Power port applications: In the proposed structure, the controller of the DC link voltage is augmented with power estimation and set point modulation to improve the transient response. This paper is organized as follows: Section II discusses the VSC model and proposes a low switching frequency-based MPDPC. Section III extends this MPDPC for power ports using a modified voltage controller. Sections IV and V present simulation results and concluding remarks, respectively.
II. PROPOSED LOW SWITCHING FREQUENCY-BASED PREDICTIVE CONTROL OF A GRID-CONNECTED VSC
This section studies the VSC model to calculate the predicted values of real and reactive power and proposes a low switching frequency-based MPDPC capable of including an overcurrent protection algorithm. [28] . The model of the VSC is employed to predict the real and reactive power of the grid in the next sampling instant. Since MPC of a VSC is usually performed in the stationary reference frame (αβ) [2] , [29] , the VSC model is also presented in this frame. The VSC currents can be transformed to the αβ-frame as
A. VSC Model Used in the MPDPC
In αβ-frame, the instantaneous real and reactive power injected to the grid [P g , Q g ] T can be expressed as [2] P g
Therefore, the time derivatives of real and reactive power when using the ith voltage vector of the VSC are ⎡ 
T can be found from KVL in Fig. 1 as
where R and L are the resistance and inductance of the series filter, and v tα,i and v tβ ,i represent the components of the ith voltage vector v t,i in the αβ-frame. Table I shows these components for each of the seven possible voltage vectors. In (4), expressing the grid voltage as
Equation (4) can be rewritten based on (3), (5), and (6) as ⎡
Finally, the predicted real and reactive power for the next sampling instant T s are
B. Conventional MPDPC
In the conventional MPDPC, at each sampling instant,
T is calculated using (3) , and the predicted values
T are calculated for each of the seven possible voltage vectors (i = 1, 2, ..., 7) using (7) and (8) . Among these voltage vectors, the one that minimizes the cost function g i,conv is selected and applied to the VSC till the next sampling instant, when the optimization process is repeated [2] , [3] . Note that v t,7 
Although this strategy has a fast transient response, in the steady state, it has unnecessary commutations and hence a high switching frequency.
C. Proposed Low Switching Frequency-Based MPDPC
The proposed MPDPC has a fast transient response similar to the conventional MPDPC, but unlike the conventional MPDPC, it prevents the VSC from high frequency switching in the steady state by using a different cost function for the steady state. The proposed MPDPC has the same ripple in the control variables with a lower switching frequency than the conventional MPDPC (or equivalently, a lower ripple in the control variables with the same switching frequency). The operating condition of the VSC (steady state or transient) is determined using binary variables B P and B Q as
where ΔP g,max and ΔQ g,max are the maximum allowed ripple. The VSC is considered to be in the steady state if B = 0 and in the transient state otherwise. Fig. 2 shows the block diagram of the proposed MPDPC with the cost function
During transients, g i,prop selects the voltage vector that minimizes the errors in P g and Q g in the next sampling instant. In the steady state, g i,prop has three terms. The first term g v ,i aims to reduce switching by using the previous voltage vector: 
When the previously selected voltage vector does not keep P p g,i and Q p g,i within the allowed limits, a third term g slope,i ensures selection of a voltage vector that makes P g and Q g return to P * g and Q * g with the minimum possible slope. This strategy keeps the applied voltage vector for a longer time to reduce the switching frequency. An appropriate voltage vector minimizes the absolute rate of change in P g and Q g in a way that the tracking error in P g and Q g decreases.
where a i and b i are used to assign a larger weight to a voltage vector that increases the tracking error in P g and Q g . a i can be determined adaptively based on dP g , i dt and P g − P * g . However, for simplicity, it is defined as
and similarly,
where sign(x) equals 1 if x ≥ 0 and equals −1 if x < 0. In (18) dt |, the cost of a vector that reduces the errors in P g and Q g is less than that of a vector that increases these errors (see Fig. 3 ).
Unlike the common method (disscused in Section I) for switching frequency reduction of an MPC [11] , [17] , the penalty factors of the proposed MPDPC (V penalty , P penalty , and Q penalty ) can be tuned without trial and error. Based on the system specifications and the worst-case operating point, the maximum value of the third term g slope,max can be calculated using (7) and (18)- (20) . As long as P p g,i and Q p g,i are within their limits, the VSC should keep the previously selected voltage vector; thus, V penalty should be considerably larger than g slope,max (at least twice).
In addition, the cost of violating the limits should be higher than the cost of keeping previous voltage vector. Thus, P penalty and Q penalty should be considerably larger than V penalty (at least twice). Section IV compares the calculation burden of conventional and proposed MPDPCs and discusses the selection of penalty factors.
D. Proposed MPDPC With Overcurrent Protection
An MPC current controller has built-in current protection because it predicts the current for all possible switching states. However, an MPDPC, which predicts the future power rather than the future current, needs to use dedicated protection [2] . This subsection modifies the proposed MPDPC to include overcurrent protection. In this case (MPDPC-OCP), an augmented cost function g prot i,prop is defined as
where the cost for the future current g |I |,i is
where I penalty should be considerably larger than g i,prop whose dominant term is P penalty = Q penalty . In (22) 
III. PROPOSED PREDICTIVE CONTROL OF A POWER PORT
This section studies the application of the proposed MPDPC for a power port. The shortcomings of the conventional voltage control of a power port are reviewed, and a new controller is proposed to overcome these shortcomings. Fig. 4 shows the schematic diagram of a power port, which can act as a rectifier, inverter, or STATCOM depending on the units connected to its DC link. The variable DC link voltage v dc and the reactive power Q g are the control variables. A power port usually uses a cost function similar to that of a real/reactive power controller to regulate P g and Q g . However, it regulates P * g such that v dc tracks its reference value v * dc (an increase in P g decreases v dc ). This indirect control of v dc prevents instability caused by P g > P g,max (P g,max is the maximum deliverable power of the VSC). The controller of a power port [4] , [8] - [10] , [14] uses a twoloop control structure: the inner loop regulates P g to P * g using an MPC controller, and the outer loop sets P * g using a PI controller. To increase the model linearity, the transfer function from P g (s)
A. Power Port Model Used in the MPDPC
to v 2 dc (s) (instead of v dc (s)) is used [4] , [8] , [9] , where P g (s) and v 2 dc (s) are the small signal variations around the nominal operating point P g,0 (and v dc,0 ). This transfer function is derived in [4] as
B. Conventional Voltage Controller of a Power Port
The conventional PI-based voltage controller sets P * g as
where K p and K i are the proportional and integral gains. These gains determine the loop gain T (s) and its phase margin and crossover frequency. The inner loop includes a fast predictive controller; therefore,
1, and
The conventional PI-based controller shows good steady-state response but suffers from the following drawbacks: 1) When a fast change in the load or generation unit occurs, the outer control loop modifies P * g to control v dc . However, the outer loop is slow, and the disturbance can result in a large deviation of v dc from v * dc .
2) The transient response of v dc to a fast change in v * dc depends on the crossover frequency of T (s). In practice, this frequency is much lower than the switching frequency of the VSC to prevent instability or high-frequency oscillations. A small crossover frequency adversely affects the rise time of the VSC response.
C. Proposed Voltage Controller of a Power Port
To overcome the shortcomings of the conventional PI-based voltage controller, this subsection proposes a controller using power estimation and set point modulation. First, to improve the VSC response to a fast change in the power exchanged P ext by the load and generation unit with the DC link, the proposed controller adds its estimate as a feedforward signal to the command of the inner loop, as shown in 
where C is the capacitance of the capacitor of the DC link, and S a , S b , and S c represent the switching states of the VSC legs (0/1: off/on). Using (1) and the Euler approximation, Table I .
Second, to improve the VSC response to a fast change in v * dc , a simplified version of the SPAACE algorithm [30] is used. SPAACE is a generalized set point modulation algorithm that temporarily adjusts the reference value of a control variable based on its tracking error to achieve fast set point tracking [30] . Unlike methods with dynamic adjustment of PI controllers, SPAACE does not need extensive calculation burden or knowledge about the system [31] . As shown in Fig. 6 , the adjusted 
where ΔV max is the maximum permissible error, and m is a scaling factor that determines the adjustment magnitude.
IV. SIMULATION RESULTS
To validate the proposed algorithms, a 140 kVA VSC with the parameters shown in Table II is simulated in MATLAB/Simulink for both real/reactive power and power port controllers. Using a Windows 7 machine with an Intel Core i7-5500 with a 2.4 GHz CPU and 12 GB RAM, each cycle of the calculation of the conventional MPDPC, proposed MPDPC in the steady state mode, and proposed MPDPC in the transient mode take 0.621 μs, 0.728 μs, and 0.625 μs, respectively. Thus, compared to the conventional MPDPC, the proposed MPDPC requires only 17% and 0.6% extra calculation time in steadystate and transient modes, respectively (the extra 0.6% calculation time is the time required to determine the operating mode of the system based on (10)- (12)). Section V discusses the feasibility of implementing the proposed MPDPC on commercial microprocessors.
A. Real/Reactive Power Controller 1) Steady-State Operation:
This case study compares the steady-state performance of the conventional and proposed MPDPCs with the same average switching frequency f sw = 1.7 kHz, which is measured by counting the number of commutations of the VSC switches. In the proposed MPDPC, P * g = 100 kW, Q * g = 100 kVAr, ΔP g,max = 20 kW, and ΔQ g,max = 20 kVAr. g slope,max can be calculated based on (18) (with a i = b i = 3) and (7) 
Fig. 7. Simulation results of P g and Q g when P * g = 100 kW and Q * g = 100 kVAr in the (a) conventional and (b) proposed MPDPCs.
Thus, g slope,max = 2 × 10 9 . Based on Section II-C, V penalty is set to 4 × 10 9 , and P penalty and Q penalty are set to 8 × 10 9 . Unlike [11] , [17] , [22] , the weight factors of the proposed MPDPC are determined based on systematic guidelines without trial and error. It also allows predefining the ripple in control variables in the control system. Fig. 7 shows the steady-state response of P g and Q g in the conventional and proposed MPDPCs. In the conventional MPDPC, the ripples in P g and Q g are 30 kW (30%) and 30 kVAr (30%), respectively. However, in the proposed MPDPC, they are 20 kW (20%) and 20 kVAr (20%), which shows 33% reduction. To evaluate the current control ability of the two MPDPCs, i α − i * α is also studied (see Fig. 8 ), where i * α is calculated using P * g and Q * g in (3). In the conventional MPDPC, the ripple in i α is 43 A (22%). However, in the proposed MPDPC, it is 32 A (16%), which shows 26% reduction. The total harmonic distortions (THD) of the current waveforms of the conventional and proposed MPDPCs are 7.6% and 4.7%, respectively, which shows 38% improvement. Thus, the proposed MPDPC shows superior steady-state performance with the same f sw .
The conventional MPDPC with the same ripple as the proposed MPDPC (20 kW and 20 kVAr) is also simulated in MAT-LAB/Simulink. Although the proposed MPDPC leads to f sw = 1.7 kHz, the conventional MPDPC requires f sw = 2.6 kHz for the same ripple in P g and Q g (at f sw = 2.6 kHz, the THD of the output current of the conventional MPDPC is measured as 4.8%, which is close to the THD of the proposed MPDPC at f sw = 1.7 kHz). Therefore, with a similar ripple in P g and Q g , the proposed MPDPC decreases the switching frequency by 35%. The proposed MPDPC also shows a superior performance compared to the switching frequency reduction algorithm in [24] , which requires f sw = 2.4 kHz for the same ripple in P g and Q g (30% improvement compared to [24] ). Table III shows the switching frequency of the conventional and proposed MPDPCs for 20 kW and 20 KVAr ripples in P g and Q g in different operating points. In all operating points, the proposed MPDPC shows a significant decrease in the switching frequency. The performance of the proposed MPDPC in the case of DC link pulsation is also studied. In this case study, initially v dc = 1600 V. At t = 0.05 s, a 360 Hz pulsation is added to v dc , which represents the output voltage of a full-bridge rectifier. The peak to peak value of the pulsation is 20% of the DC voltage, which is a relatively high pulsation. Fig. 9 shows the performance of the proposed MPDPC without and with DC link pulsation. The pulsation in v dc does not significantly affect P g and Q g , and they are controlled in their limits with the same switching frequency f sw = 1.7 kHz. This is because the proposed MPDPC monitors the instantaneous value of v dc at each sampling instant and considers it in calculating v gα and v gβ in Table I . The performance of the proposed MPDPC in the case of parameter mismatch is also studied. The performance of any predictive method depends on the accuracy of the employed parameters. Based on the system operating point, the output filter inductor L may saturate. In this case, L is less than its estimated value L used in the controller. Table IV shows f sw and the ripples in P g and Q g for the convetional and proposed MPDPCs when L = L and L = 1.25L. Both methods result in an increased f sw and ripple in P g and Q g when L < L, but the proposed MPDPC has smaller ripple in P g and Q g .
2) Operation with a distorted grid voltage:
This case study shows the performance of the proposed MPDPC in the case of a distorted grid voltage. To do this, a grid voltage with 10% of 5th, 10% of 7th, 5% of 11th, and 5% of 13th harmonics is studied (voltage THD= 15.8%, which is relatively high). Fig. 10 shows the response of the proposed MPDPC in the case of a distorted grid voltage. The proposed MPDPC keeps P g and Q g in their limits at f sw = 1.7 kHz even in the case of a distorted grid voltage. When low ripple in P g and Q g is desired, the original form of the proposed MPDPC is preferred.
In the MPDPC method, low ripple in P g and Q g does not necessarily lead to a low THD in the current when the grid voltage is distorted. For a distorted grid voltage, when a low THD in the grid current (instead of low ripple in power) is critical, 
where A = 1 + (
) compensate the effect of amplitude and angle of the filter at ω s . In the control system, v gα,comp and v gβ ,comp are employed to calculate power. Fig. 11 shows the grid current for the original and modified version of the proposed MPDPC when the THD of the grid voltage is 15.8%. The modified MPDPC decreases the current THD from 16.0% to 5.9%, which shows 63% reduction in the current THD. The original and modified versions of the proposed MPDPC show similar performance in the case of a high-quality grid voltage.
3) Transient operation: This case study evaluates the transient response of the proposed MPDPC. In this case study, Fig. 12 . Simulation result of response of P g to step change in P * g in (a) the conventional and (b) the proposed MPDPCs. Q * g = 100 kVAr, and P * g changes in a step from −100 kW to 100 kW at t = 0.05 s and then returns to −100 kW at t = 0.15 s. Fig. 12 shows the responses of the conventional and proposed MPDPCs. The rise time of tracking P * g is high in both MPDPCs and similar. This confirms that while having a lower steady state ripple, the proposed MPDPC maintains the fast transient response of the conventional MPDPC as expected because g i,prop in the transient state of (13) is the same as g i,conv in (9).
4) Overcurrent protection:
This case study evaluates the performance of the proposed MPDPC-OCP (Section II-D) in the case of a three-phase to ground fault. In this case study, I max is set to 250 A (I rated = 195 A). In addition, based on Section IV-A1, P penalty = Q penalty = 8 × 10
9 . I penalty is set to 2 × 10 10 . The fault occurs at t = 0.05 s and clears at t = 0.15 s. Fig. 13 shows the response of the proposed MPDPC-OCP when P * g = 100 kW. During the fault, |v g | decreases; thus, g prot i,prop reduces P g (less than P * g ) to prevent the VSC current from exceeding I max .
B. Power Port Controller
This subsection studies the performance of the proposed MPDPC in power port applications and compares the responses of the conventional and proposed voltage controllers. Based on [4] , in the design of the PI controller, the phase margin of T (s) is set to 60
• , and its crossover frequency is set to 200 rad s . This frequency should be much lower than (10% to 20% of) the bandwidth of the inner power control loop, which in turn is much lower than f sw = 1.7 kHz = 10.68 krad s . In both conventional and proposed voltage controllers, K p = 0.081 and K i = 11.6. Based on [30] , m is set to 0.1.
1) Fast change in the load and generation unit:
This case study evaluates the performance of the proposed voltage controller to reduce the deviation of v dc from v * dc when a fast change in the load or generation unit power occurs. In this case study, prior to t = 0.05 s, P ext = 0 (no power injected to the DC link). A 100 kW DC resistive load is switched on at t = 0.05t s and off at t = 0.15 s. A 100 kW generation unit is then switched on at t = 0.25 s and off at t = 0.35 s. The voltage-current characteristics of the generation unit is assumed to be v dc = 2400 − 12.8 × i G (that is 100 kW at v dc = 1600 V). This characteristics is a typical representation of a PV unit in the linear range. Fig. 14 shows the responses of the conventional and proposed voltage controllers. Although the conventional controller has a good steady-state response for v dc , it compensates the voltage error using the slow outer control loop, and 2)
Step change in the reference value of the DC link voltage: This case study evaluates the performance of the proposed voltage controller to track a step change in v * dc . In this case study, v * dc starts at 1600 V, increases to 1800 V in a step at t = 0.01 s, decreases to 1600 V at t = 0.06 s, decreases to 1400 V at t = 0.11 s, and finally increases to 1600 V at t = 0.16 s. Fig. 15 shows the responses of the conventional and proposed voltage controllers. The conventional controller, which directly uses v * dc in the control structure, shows a slower transient response with a rise time of 10.0 ms for the changes at t = 0.01, 0.06, 0.11, and 0.16 s. However, the proposed controller, which uses the adjusted reference value v * dc,adj , shows a faster transient response with 3.9, 4.0, 5.0, and 3.9 ms rise times for the four changes with 61%, 60%, 50%, and 61% improvement, respectively.
V. EXPERIMENTAL RESULTS
To validate the proposed algorithms, a 300 VA VSC with v dc = 150 V, |v g | = 45 V, f = 60 Hz, R = 1.2 Ω, and L = 23 mH is implemented. Fig. 16 shows the configuration of the experimental setup. The VSC can work either as a real/reactive power controller or as a power port. The control algorithms of the VSC are implemented using an OPAL-RT real-time simulator and controller, which is programmed using RT-LAB. An I/O expansion unit receives the measured signals from voltage and current transducers and sends them to OPAL-RT. It also receives the gating signals from OPAL-RT and sends them to the VSC. The VSC uses SKM 145GB066D IGBT modules and SKYPER 32 R gate drivers. Based on the numbers calculated for a 2.4 GHz CPU in Section IV, a typical 150 MHz commercial microprocessor (e.g., TMS320F28335 digital signal controller) can perform each cycle of the calculation of the proposed MPDPC in the steady-state and transient modes in less than 11.6 μs and 10.0 μs, respectively (11.6 μs is the worse case). These numbers are conservative because, unlike a microprocessor, a CPU is usually involved in other tasks (e.g., operating system), too. The sampling frequency of the VSC is 25 kHz (i.e., sampling period = 40 μs, which is a typical sampling period for MPDPC [2] , [3] ). Therefore, the calculation time in steady-state (as the worse case) is only 29% of the sampling period. The large calculation margin confirms the feasibility of implementing the proposed MPDPC on commercial microprocessors.
A. Real/Reactive Power Controller
This case study compares the steady-state performance of the conventional and proposed MPDPCs with the same average switching frequency f sw = 0.5 kHz. In this case study, P * g = 150 W, Q * g = 150 VAr, ΔP g,max = 40 W, and ΔQ g,max = 40 VAr. Using the approach in Section IV-A, V penalty = 3.5 × 10 7 and P penalty = Q penalty = 7 × 10 7 . Fig. 17 shows the experimental results of P g and Q g waveforms in the conventional and proposed MPDPCs (simulation results are also shown for the proposed MPDPC). In the conventional MPDPC, the ripples in P g and Q g are 55 W (37%) and 55 VAr (37%), respectively. However, in the proposed MPDPC, they are 40 W (27%) and 40 VAr (27%), which shows 27% reduction. The experimental and simulation results of the proposed MPDPC are in close agreement and confirm the superior performance of the proposed MPDPC.
B. Power Port Controller
This subsection studies the experimental results of the conventional and proposed voltage controllers for a power port (simulation results are also shown for the proposed controller). In this case study, C = 0.5 mF, K p = 0.020, and K i = 1.45. Similar to Section IV-B, m is set to 0.1.
1) Fast change in the load and generation unit power:
This case study evaluates the performance of the proposed voltage controller when a fast change in the load or generation unit power occurs. The load and the generation unit respectively are a 200 W resistive load and a 150 W solar panel at v dc = 150 V. Similar to Section IV-B1, the load and generation unit are switched on and off at the DC link. Fig. 18 shows the responses of the conventional and proposed voltage controllers. In the conventional controller, the maximum deviations of v dc from v 2)
Step change in the reference value of the DC link voltage: This case study evaluates the performance of the proposed voltage controller to track a step change in v * dc . In this case study, v * dc is initially set to 150 V and then changes to 165, 150, 135, and 150 at t = 0.2, 0.7, 1.2, and 1.7 s. Fig. 19 shows the responses of the conventional and proposed voltage controllers. The conventional controller shows a response with a rise time of 23 ms for the changes at t = 0.2, 0.7, 1.2, and 1.7 s. However, the proposed controller, shows a faster transient response with 9, 8, 8 , and 9 ms rise times (61%, 65%, 65%, and 61% reductions). The experimental and simulation results match each other.
VI. DISCUSSION ON THE MPDPC IN MULTILEVEL VSCS
The proposed MPDPC is specifically studied for conventional two-levels VSCs. However, it can be adapted for multilevel VSCs. This adaptation merits more investigations, which can be the topic of a new research, such as: 1) A multilevel VSC with floating capacitor voltages (e.g., floating capacitor converter and MMC) should control its capacitor voltages in addition to P g and Q g . Thus, the capacitor voltage errors should also be included in the MPC cost function. 2) If the number of voltage levels of a multilevel VSC increases, the number of its voltage vectors usually increases exponentially. In this case, the proposed MPDPC should be modified in a way that it finds the optimum solution from a reduced number of voltage vectors instead of all of them to reduce the required calculation burden. 3) In a power port, the proposed controller calculates i est ext based on the switching states in (29) . For a multilevel VSC, the calculation of i est ext should be updated based on the converter topology.
VII. CONCLUSION
This paper proposes a low switching frequency-based model predictive direct power control (MPDPC) of a grid-connected VSC for both real/reactive power and power port controllers. The proposed MPDPC, while keeping the fast transient response of an MPDPC, provides a lower switching frequency in the steady-state operation. It also provides overcurrent protection. The weight factors of the proposed MPDPC can be determined based on mathematical guidelines without trial and error. In power port applications, a voltage controller is proposed to improve the transient response of v dc using a power estimator and set point modulation. Based on simulation and experimental results, the proposed MPDPC affords significant reduction in the steady-state ripples of VSC variables. This superior steady-state performance is achieved without affecting the fast transient response. In a power port, the proposed controller improves tracking of v * dc .
